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bstract
This paper introduces a 43-level asymmetric uniform step cascaded multilevel inverter (CMLI) that consists of four H-bridges
er phase, with different dc sources of values E, 2E, 7E and 11E. A mixed integer linear programming (MILP) optimization model
s applied to determine the switching angles of the CMLI power switches that can minimize the values of any undesired harmonics.
ingle phase and three phase cases are considered. The results show very low values of all the undesired harmonics over wide
oltage ranges, which agree with the IEEE standards 519-1992 for voltage distortion limits for both the values of %THDE and
VHmax so that no output filters are needed.
 2014 Electronics Research Institute (ERI). Production and hosting by Elsevier B.V. All rights reserved.
eywords: Asymmetric cascaded multilevel inverters; Exact total harmonic distortion; Harmonic values minimization; IEEE standards for electrical
ower systems; Mixed integer linear programming
.  Introduction
The concept of multilevel inverter, introduced about 35 years ago (Nabe et al., 1980), entails power conversion in
ultiple voltage steps to obtain improved power quality, lower switching losses, better electromagnetic compatibility
nd higher voltage capability. Among the existing multilevel inverter topologies, the cascaded multilevel inverter
CMLI) reaches the higher voltage and power levels and higher reliability due to its modular topology and simplicity
Leon et al., 2009). Recently, asymmetric CMLIs have received special attention (Sivagamasundari and Mary, 2014;
undari and Dhiankaraj, 2014; Chandwani et al., 2013; Khadtare et al., 2013; Banaei and Salary, 2013; Seyezhai, 2012).
hey utilize small number of H-bridges with different DC source values to obtain huge number of output voltage steps,
o that the output voltage waveform can approach a pure sine waveform and consequently the output voltage undesired
armonics could be reduced effectively.
Fig. 1 shows a general single phase asymmetric CMLI, that consists of S H-bridges with DC sources of different
alues. The output voltage waveform usually takes a staircase shape, to approach the shape of a sine wave. The
symmetric CMLI may have uniform step or non-uniform step output waveform (El-Bakry, 2012). Fig. 2 shows, as
 simple example, the output waveform of a 7-level uniform step asymmetric CMLI with two H-bridges having the
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176 M. El-Bakry / Journal of Electrical Systems and Information Technology 1 (2014) 175–186Fig. 1. A general single phase asymmetric CMLI.
DC sources Vdc and ½Vdc (Seyezhai, 2011b), and producing three positive levels, where the voltage levels are equally
spaced. The main challenge for general CMLIs is to determine the switching angles θ1, θ2, etc. from one level to the
next level that eliminate or minimize as possible the values of undesired harmonics, especially when the number of
levels increases greatly, to approach the shape of a pure output sine waveform.
This paper introduces a 43-level uniform step asymmetric CMLI, which is realized by four H-bridges with DC
sources of values E, 2E, 7E and 11E. This CMLI can produce 21 positive voltage levels, by switching the DC sources
Fig. 2. A 7-level staircase output voltage waveform.
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 and 2E positively or negatively with the DC sources 7E and 11E during the positive quarter time cycle of the output
oltage to obtain the voltage levels E, 2E, 3E, . .  ., 21E. To obtain the switching angles for the H-bridges of this CMLI,
any methods are proposed in the literature, the most popular of them are:
. Using selective harmonic elimination technique. Equations of the harmonics in the output voltage waveform are
obtained by Fourier expansion as functions of the switching angles θ1, θ2, etc. The zero equations of the undesired
harmonics are solved with the equation of the desired amplitude of the main harmonic to obtain the values of the
switching angles (Napoles et al., 2013; Ahmadi et al., 2011; Kumar et al., 2009). For the 43-level CMLI it will be
required to solve 21 simultaneous equations to obtain the values of the 21 switching angles in the quarter positive
cycle of the waveform, and these are very difficult to solve, and would be probably subject to non feasible solution
due to the trigonometric nature of the equations, even if genetic algorithms are applied (Filho et al., 2013; Kavousi
et al., 2012).
. Using pulse width modulation (PWM) techniques (Sasi et al., 2013; Kiruthika et al., 2013; Mohan and Kurub, 2012;
Seyezhai, 2011a, 2012). This would be difficult to realize practically with huge number of levels.
. Using methods for minimizing the total harmonic distortion (Shahipour et al., 2014; Yousefpoor et al., 2012;
Kartheyan and Pandian, 2011).
owever, all these methods are not suitable for CMLIs with large number of levels.
Most of these methods would need output filters to reduce high order harmonics, even if low harmonics are reduced
r rejected.
In addition, the author has introduced a method based on a general linear programming model that could be applied
o minimize the values of the undesired harmonics (El-Bakry, 2009, 2010). This linear programming (LP) model has
he following advantages over other methods discussed in the literature (El-Bakry, 2013):
. This model is flexible. It allows minimizing the values of harmonics of any order and any number, independent
of the number of inverter levels, which may be very large, under any required reasonable amplitude of the main
harmonic.
. LP constraints may be inequality constraints, so a feasible solution could be almost found, unlike harmonic elimi-
nation methods that depend on equalities and may give no feasible solution due to not satisfying the trigonometric
equalities imposed.
. LP constraints allow minimizing harmonics values with different weighting factors according to the harmonic order.
High order harmonics could be minimized as well as low order harmonics and low order harmonics values could
be minimized much more than higher order ones.
. LP provides global optimal solution of the problem over the whole solution space, unlike some other optimization
methods that give a local optimal solution near an initial solution, which may not be a global optimal solution.
. Many software packages are available for solving LP models, even with huge number of variables and constraints,
in a moderate time. They are suitable for problems with huge number of levels that could not be easily solved with
other methods.
. The model can be applied even for asymmetric CMLIs with non uniform steps by adding additional constraints
(El-Bakry, 2012).
. The model contains many parameters that could be selected arbitrarily. Many optimum solutions could be obtained
for the same problem corresponding to different values of these parameters, and thus allowing for selecting the best
one.he mathematical model of this approach is first given, and then applied for the single phase and the three phase
3-level CMLIs. The model is applied first to determine the number of harmonics to be minimized that lead to least
THDE. By including this result in the model and solving it for different amplitudes of the output main harmonic, the
witching patterns that give minimum values of undesired harmonics could be obtained.
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2.  The  proposed  mathematical  model
The general uniform step asymmetric CMLI, or symmetric CMLI, is considered, where all the inverter levels are
spaced equally with a step height E. It is assumed, without loss of generality, that the inverter levels are equally spaced
by 1 V, i.e. normalized with respect to the dc voltage E. It is assumed also that the inverter output voltage waveform
F(wt) has a quarter wave symmetry, as that shown in Fig. 2. The pattern of this function is generated by on and off
switching of the inverter H-bridges power switches, and is completely determined by defining the switching pattern
over the interval 0 ≤  wt ≤  π/2. The basic approach depends on dividing this interval into N  equal small subintervals,
starting at the angles 0, τ, 2τ, .  . ., (I  −  1)τ, . . ., (N  −  1)τ, where τ = π/2N  (Fig. 3).
The positive integer values XI, I  = 1, 2, .  . ., N  are defined over each subinterval, to represent the required instantaneous
output voltage level value F(wt) of the inverter, so that F(wt) is defined over the interval 0 ≤  wt ≤  π/2 by:
F (wt) =  XI for (I  −  1)τ  ≤  wt ≤  Iτ  and I  =  1,  2,  .  . ., N
The Fourier series expansion of F(wt) is an odd-sine series given by:
F (wt) =
m=∞∑
m=0
V2m+1 sin(2m  +  1)wt,
where
V2m+1 = (4/π)
∫ π/2
0
F (wt)sin(2m+1)wt d wt= (8/π(2m  +  1))
I=N∑
I=1
XI sin(2m  +  1)(τ/2)sin(2m  +  1)(ΦI+τ/2)
(1)
where (2m  + 1) is the order of the harmonic, m  = 0, 1, 2, .  . ., ∝, τ  = π/2N, and ΦI = (I −  1)τ.
The value of the amplitude of main harmonic corresponds to V1, and is obtained by substituting m = 0 in Eq. (1).
Eq. (1) shows that V2m+1 for any value of m  is a linear function of the integer values XI, I  = 1, 2, . .  ., N.
Variations of the values of XI from a subinterval to a next one determine the required switching angles of the inverter
from one level to another.
It is required to find the values of XI that minimize the values of some undesired harmonics. A mixed integer linear
programming (MILP) problem is formulated as follows (El-Bakry, 2010):
Minimize ε,  subject to the constraints :
V ′1 −    ≤  V1 ≤  V ′1 +    (2)
−εα2m+1 ≤  V2m+1 ≤  εα2m+1, for each undesired harmonic of order (2m  +  1) (3)
XI ≤  XI+1,  for I  =  1,  2,  .  . ., N  −  1,  and XN ≤  L  (4)
XI≥0 and integer for I  =  1,  2,  .  . ., N  (5)
In the main harmonic constraint (2) V ′1 is the required amplitude of the main harmonic.   is a small incremental value,
   V ′1, arbitrary chosen and included in the main harmonic constrain to ensure obtaining an optimum solution, since
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n equality constraint may give a high value of ε or even an unfeasible solution, due to the trigonometric nature of the
onstraints. The value of   is taken of the order of 1% of V ′1, so that the obtained value of V1 does not differ practically
rom the required value of V ′1.
In constraint (3) V2m+1 is given by Eq. (1), for the undesired harmonics, and α2m+1 is a weighting factor for the
ndesired harmonics, to enable reduction of harmonics with different upper bounds according to their order.
By constraints (4) the positive staircase waveform shape is assured with maximum height L, where L  is the number
f positive voltage levels of the inverter.
Constraints (5) are the integer constraints on XI.
Once all the parameters of this MILP model are given, an optimum solution could be obtained that gives the values
f XI and ε  using any of the well known operations research software packages, e.g. “LINGO” software (Schrage,
013).
When solving this model, it will include, in addition, formulas for calculating the exact total harmonic distortion
THDE) and the upper limit of the amplitude of any undesired harmonic relative to the amplitude of the main harmonic
%VHmax), which are given in the next section.
.  Formulas  for  calculating  %THDE  and  %VHmax of  the  undesired  output  harmonics
.1.  Formulas  for  calculating  the  %THDE
The exact total harmonic distortion (%THDE), calculated for all possible undesired harmonics is given by:
THDE =
[
m=∞∑
m=1
{
V2m+1
V1
}2]0.5
(6)
he value of THDE could be obtained from the solution of the MLIP model, after obtaining the values of XI using the
ollowing expressions (El-Bakry, 2014):
 For single phase CMLI, the output phase voltage THDE is given by:
THDE =
[{
(1/N)
∑I=N
I=1 X2I
V 21rms
}
− 1
]0.5
(7)
 For a balanced three phase CMLI, the output line voltage THDE is given by, assuming that N  is a multiple integer
of 3:
THDE =
[{
(1/2N)
∑I=2N
I=1 Z2I
V 21rms
}
−  1
]0.5
(8)
where:
ZI =  XI −  YI for I  =  1,  2,  . . ., NZI =  XXI −  YYI for I  =  N  +  1,  . . ., 2N
YI =  −X(2N/3)+1 for I =  1,  2,  . .  ., N/3
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YI =  −X(4N/3)−1 for I  =  (N/3) +  1,  . . .,  N
XXI =  X2N+I−1 for I =  N  +  1,  .  . ., 2N
YYI =  −X(4N/3)+I−1 for I =  N  +  1,  . .  ., 4N/3
YYI =  XI−(4N/3) for I  =  (4N/3) +  1,  .  .  ., 2N
3.2.  The  formula  for  calculating  the  %VHmax
To calculate the upper limit of the amplitude of any harmonic among all the undesired harmonics relative to the
amplitude of the main harmonic (%VHmax), the MILP model is programmed to calculate the amplitude of the harmonics
V2m+1 till the 91st harmonic, i.e. for m  = 0, 1, 2, .  . ., 45 then the following value are calculated:
1. The maximum amplitude value among all the undesired low order harmonics till the 91st harmonic (%VLH) relative
to the amplitude value of the main harmonic:
VLH =  maxm=1,...,45(V2m+1/V1) (9)
2. The total harmonic distortion (%THD91) of the low order harmonics calculated till the 91st harmonic:
THD91 =
[
m=45∑
m=1
{
V2m+1
V1
}2]0.5
(10)
3. The rout of the sum of squares of the amplitudes of all the high order harmonics above the 91st harmonic relative
to the square of the amplitude of the main harmonic (%VHH) is calculated according to the expression (El-Bakry,
2014):
VHH =  [THDE2 −  THD291]
0.5 (11)
This value could be taken as an upper bound of the amplitude of any harmonic among all the undesired harmonics
above the 91st harmonic relative to the amplitude of the main harmonic.
From (9) and (11) the upper limit of the amplitude of any harmonic among all the undesired harmonics relative to
the amplitude of the main harmonic (%VHmax) over the whole frequency band could be taken as:
VHmax =  max(VLH,  VHH) (12)
In the next sections when the MILP model is applied, the values of the %THDE and the %VHmax are calculated and
compared with the IEEE standards 519-1992 for voltage distortion limits for both the %THDE and the %VHmax (IEEE
Standard 519-1992), which put the following limits:For output voltages ≤69 kV, the %THDE must be ≤5% and the %VHmax must be ≤3%.
For output voltages between 69 kV and 161 kV, the %THDE must be ≤2.5% and the %VHmax must be ≤1.5%.
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Fig. 4. The values of %THD91 and %THDE for different minimized harmonics.
In the following sections, this model is applied for the 43-level single phase and three phase CMLIs, taking the
umber of subintervals N  = 720, that corresponds to a subinterval angular width τ  = 90◦/720 = 0.125◦ (Fig. 3). The
odel is solved first with the constraint (2) replaced by:
V1≥L  (13)
o minimize undesired harmonics for all amplitudes of the output voltage greater than L, normalized w.r.t. E, while
tilizing all the levels of the inverter (L  = 21). The undesired harmonics are minimized equally till a harmonic of order
, for different values of k, then selecting the value of k  that leads to least %THDE. This value of k  is included in
he model, and the model is solved to obtain the switching angles for different values of the output voltage. From
he resulting solutions, the values of %THDE and %VHmax obtained are compared with the required IEEE standards
19-1992 for voltage distortion limits in electrical power systems (IEEE Standard 519-1992).
.  Solution  of  the  MILP  model  for  the  43-level  single  phase  CMLI
.1.  Solution  for  different  values  of  the  undesired  harmonics
Fig. 4 shows the values of %THD91 and %THDE obtained by solving the MILP model with the voltage constraint
13) replacing the constraint (2) to minimize the odd harmonics 3, 5, etc. till the kth harmonic, for different value of k.
he least %THDE is obtained by minimizing the undesired harmonics equally till the 49th harmonic (k  = 49), and this
s obtained at V1 = 21.19.
.2.  Solution  for  different  values  of  the  output  voltageThe model is solved to minimize the undesired low order harmonics till the 49th harmonic using the constraint (2)
or some values of V ′1 between 9 and 22, and taking   = 0.2. Fig. 5 shows the obtained values of %THD91, %THDE,
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Fig. 5. The values of %THD91, %THDE, %VHH and %VLH for different values of V1.
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%VHH and %VLH. At V1 = 21.19, these values are 1.58, 2.12, 1.41 and 0.61 respectively, thus the %THDE = 2.12
and according to Eq. (12) VHmax = max(1.41, 0.61) = 1.41, and this satisfies the IEEE standards 519-1992 for voltage
distortion limits till 161 kV. While for other voltage amplitudes between 11 and 22 the %THDE and %VHmax are ≤5%
and ≤3% respectively, which satisfies the IEEE standards 519-1992 for voltage distortion limits till 59 kV.
The detailed solution of the model for V1 = 21.19 is given next. Fig. 6 shows the obtained values of XI. The 21
switching angles of the inverter from the zero level to the 21st level during the quarter positive cycle of the output
voltage are 11τ, 19τ, 51τ, 78τ, 89τ, 123τ, 140τ, 165τ, 191τ, 208τ, 240τ, 261τ, 294τ, 313τ, 348τ, 377τ, 412τ, 446τ,
488τ, 535τ, and 599τ  respectively, where τ  = 0.125◦. These levels may be achieved during the quarter positive cycle
of the output voltage by the switching patterns of the four H-bridges of the CMLI shown in Fig. 7. The 11E H-bridge
is switched on only once, the 7E H-bridge is switched on two times and switched off one time, the 2E H-bridge is
switched on positively four times and switched off three times and switched negatively on and off two times, while the
1E H-bridge is switched on positively eight times and switched off seven times and switched negatively on and off four
times. The switching losses of the 1E and 2E H-bridges are less than that of the higher voltage 7E and 11E H-bridges
(Faraneh and Nazarzadeh, 2009), so the switching losses are kept at least values. Generally, the switching losses do
not represent a serious problem with modern development of semiconductor power switches with low switching losses
(Sheklowat and Brockway, 2009).
Fig. 8 shows the obtained percentage amplitudes of the undesired harmonics relative to the amplitude of the main
harmonic till the 91st harmonic and 2% of the amplitude of the main harmonic for V1 = 21.19.
5.  Solution  of  the  MILP  model  for  the  43-level  three  phase  CMLIIn a balanced three phase system the triplen odd harmonics are self cancelled in the line voltage. The values of
the amplitudes of the other undesired harmonics relative to the main harmonic in the line voltage are equal to that in
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Fig. 9. The values of %THD91 and %THDE for different minimized harmonics.
he phase voltage. The procedures carried out in Section 4 for single phase 43-level CMLI are repeated next while
xcluding the triplen odd harmonics and using Eq. (8) for calculating the %THDE.
.1.  Solution  for  different  values  of  the  undesired  harmonics
Fig. 9 shows the values of %THD91 and %THDE obtained by solving the MILP model with the voltage constraint
13) replacing the constraint (2) to minimize the odd harmonics 3, 5, etc. till the kth harmonic, for different value of k.
he least %THDE is obtained by minimizing the undesired harmonics equally till the 55th harmonic (k  = 55), and this
s obtained at V1 = 21.95.
.2.  Solution  for  different  values  of  the  output  voltage
The model is solved to minimize the undesired low order harmonics till the 55th harmonic using the constraint (2)
or some values of V ′1 between 9 and 22, and taking   = 0.2. Fig. 10 shows the obtained values of %THD91, %THDE,
VHH and %VLH. For output voltage amplitudes between V1 = 15 and 24 the %THDE is less than 2.50% and according
o Eq. (12) the %VHmax is less than 1.5%, and this satisfies the IEEE standards 519-1992 for voltage distortion limits
ill 161 kV.
The detailed solution of the model for V1 = 21.95 is given next. The obtained values of %THD91, %THDE, %VHH
nd %VLH are 0.92, 1.36, 1.00 and 0.51 respectively. Fig. 11 shows the obtained values of XI. The 21 switching angles
f the inverter from the zero level to the 21st level during the quarter positive cycle of the output voltage are 8τ, 18τ,
3τ, 61τ, 85τ, 118τ, 124τ, 154τ, 163τ, 189τ, 207τ, 231τ, 255τ, 281τ, 313τ, 350τ, 384τ, 405τ, 433τ, 535τ, and 571τ
espectively, where τ  = 0.125◦. These levels may be achieved during the quarter positive cycle of the output voltage by
he switching patterns of the four H-bridges of the CMLI in a way similar to that shown in Fig. 9. The 11E H-bridge is
witched on only once, the 7E H-bridge is switched on two times and switched off one time, the other two H-bridges
re switched on and off positively and negatively multiple times.
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Fig. 12 shows the obtained percentage amplitudes of the undesired harmonics relative to the amplitude of the main
harmonic till the 91st harmonic and 2% of the amplitude of the main harmonic for V1 = 21.95.
6.  Conclusions
This paper introduces a 43-level uniform step asymmetric cascaded multilevel inverter (CMLI) that consists of four
H-bridges that can give output voltages with very low values of the undesired harmonics for both single phase and
three phase applications. A mixed integer linear programming model is applied to determine the switching angles of
the semiconductor power switches of the inverter that minimize the values of any undesired harmonics, and has many
advantages over other methods given in the literature. This model is applied first to determine the number of harmonics
to be minimized for least %THDE when utilizing all the CMLI levels. Then these values are used when solving the
model for different values of the output voltage. The results show very low values of all the undesired harmonics over
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ide voltage ranges, which agree with the IEEE standards 519-1992 for voltage distortion limits for both the values
f %THDE and %VHmax, for single phase CMLI till output voltage ≤69 kV and three phase CMLI till output voltage
161 kV and no output filters are needed.
Due to the very low values of the undesired output harmonics, the losses in these harmonics are very low
nd the efficiency of the CMLI is high, and is mainly determined by the switching and conduction losses of the
ower switches of the CMLI, and these losses will tend to decrease with the continuous development in power
witches.
The proposed CMLI could be used for many applications under different power ranges such as for electric drives,
lectric vehicles and power systems.
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